

# Bibliography

- [1] *Combinational and Sequential Logic Benchmark Suite*. International Workshop on Logic Synthesis, 1991.
- [2] B.Becker, R.Drechsler, and M.Theobald. OKFDDs versus OBDDs and OFDDs. In *Proceedings of ICALP LNCS94*, pages 475–486, 1995.
- [3] B. Bollig, M. Löbbing, and I. Wegener. Simulated annealing to improve variable orderings for OBDDs. In *Proceedings of the IWLS*, May 1995.
- [4] K. S. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package. In *Proceedings of the DAC*, pages 40–45, June 1990.
- [5] R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincentelli, editors. *Logic minimization algorithms for VLSI synthesis*. Kluwer Academic Publishers, 1992.
- [6] R. E. Bryant. Graph-based algorithms for Boolean function manipulation. In *IEEE Transactions on Computers*, volume C-35, pages 677–691, August 1986.
- [7] R. E. Bryant. Extraction of gate level models from transistor circuits by four-valued symbolic analysis. In *Proceedings of the ICCAD*, pages 350–353, November 1991.
- [8] J. B. Burch and D. E. Long. Efficient Boolean function matching. In *Proceedings of the ICCAD*, pages 408–411, November 1992.
- [9] D. I. Cheng and M. Marek Sadowska. Verifying equivalence of functions with unknown input correspondence. In *Proceedings of EDAC*, pages 81–85, February 1993.
- [10] E.M. Clarke, K.L.McMillan, X.Zhao, M. Fujita, and J.Yang. Spectral transforms for large Boolean functions with applications to technology mapping. In *Proceedings of the DAC*, pages 54–60, 1993.
- [11] R. Drechsler, N. Drechsler, and W. Günther. Fast Exact Minimization of BDDs. In *Proceedings of the DAC*, pages 200–205, 1998.
- [12] R. Drechsler, N. Göckel, and B. Becker. Learning Heuristics for OBDD Minimization by Evolutionary Algorithms. In *Proceedings of PPSN (Parallel Problem Solving from Nature), LNCS 1141*, pages 730–739, 1996.

- [13] C.A.J.van Eijk and J.A.G. Jess. Detection of equivalent state variables in finite state machine verification. In *Proceedings of the IWLS*, May 1995.
- [14] F.Mailhot and G.D.Micheli. Technology mapping using Boolean matching and don't care sets. In *Proceedings of the EDAC*, pages 212–216, February 1990.
- [15] M. Garey and D. Johnson. *Computers and Intractability*. W. Freeman, New York, 1979.
- [16] G.Helmer. *Anwendung von Signaturen bei der Verifikation unvollständig spezifizierter Boolescher Schaltungen*. Diplomarbeit, Martin-Luther-Universität Halle, 1997.
- [17] G.Hotz. *Schaltungstheorie*. De Gruyter Lehrbuch, Walter De Gruyter, 1974.
- [18] A. Hett, R. Drechsler, and B. Becker. MORE: An alternative implementation of BDD packages by multi-operand synthesis. In *Proceedings of the EURODAC*, 1996.
- [19] A. Hett, R. Drechsler, and B. Becker. Fast and efficient construction of BDDs. In *Proceedings of the ED& TC*, 1997.
- [20] J. Jain, A. Narayan, M. Fujita, and A. L. Sangiovanni-Vincentelli. Formal verification of combinational circuits. In *Proceedings of the 10th International Conference on VLSI Design*, pages 218–225, January 1997.
- [21] Y.-T. Lai, S. Sastry, and M. Pedram. Boolean matching using binary decision diagrams with applications to logic synthesis and verification. In *Proceedings of the ICCD'92*, pages 452–458, October 1992.
- [22] S. Malik, A. R. Wang, R. K. Brayton, and A. Sangiovanni-Vincentelli. Logic Verification using Binary Decision Diagrams in a Logic Synthesis Environment. In *Proceedings of the ICCAD*, pages 6–9, November 1988.
- [23] G. De Micheli. *Synthesis and optimization of digital circuits*. McGraw-Hill International Editions, London, 1994.
- [24] S. Minato, N. Ishiura, and S. Yajima. Shared binary decision diagrams with attributed edges for efficient Boolean function manipulation. In *Proceedings of the DAC*, pages 52–57, June 1990.
- [25] J. Mohnke and S. Malik. Permutation and phase independent Boolean comparison. *INTEGRATION - the VLSI journal* 16, pages 109–129, 1993.
- [26] J. Mohnke, P. Molitor, and S. Malik. Limits of using signatures for permutation independent Boolean comparison. In *Proceedings of ASP-DAC*, August 1995.
- [27] J. Mohnke, P. Molitor, and S. Malik. Establishing latch correspondence for sequential circuits using distinguishing signatures. In *Proceedings of MWSCAS*, August 1997.

- [28] D. Möller, J. Mohnke, and M. Weber. Detection of symmetry of Boolean functions represented by ROBDDs. In *Proceedings of the ICCAD*, pages 680–684, November 1993.
- [29] I. Pomeranz and S.M. Reddy. On diagnosis and correction of design errors. In *Proceedings of the ICCAD*, pages 500–507, November 1993.
- [30] I. Pomeranz and S.M. Reddy. On determining symmetries in inputs of logic circuits. In *IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 13, No. 11*, pages 1428–1434, November 1994.
- [31] I. Pomeranz and S.M. Reddy. Simultaneous input and output matching for combinational logic circuits. In *University of Iowa, Department of ECE, Technical Report 8-2-1994*, 1994.
- [32] R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In *Proceedings of the ICCAD*, pages 408–411, November 1992.
- [33] U. Schlichtmann, F. Brglez, and P. Schneider. Efficient Boolean matching based on unique variable ordering. In *Proceedings of the IWLS*, May 1993.
- [34] E. Sentovich, K. Singh, L. Lavagno, Ch. Moon, R. Murgai, A. Saldanha, H.Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. *Department of EECS, UC Berkeley*, May 1992.
- [35] K.J. Singh and P.A. Subrahmanyam. Extracting RTL models from transistor netlists. In *Proceedings of the ICCAD*, pages 11–17, November 1995.
- [36] S.Quer, G.Cabodi, P.Camurati, L.Lavagno, E.M.Sentovich, and R.K.Brayton. Incremental FSM Re-encoding for Simplifying Verification by Symbolic Traversal. In *Proceedings of the IWLS*, May 1995.
- [37] K. H. Wang, T. T. Hwang, and C. Chen. Restructuring binary decision diagrams based on functional equivalence. In *Proceedings of EDAC*, pages 261–265, February 1993.
- [38] I. Wegener. *The Complexity of Boolean Functions*. John Wiley & Sons Ltd., and B.G. Teubner, Stuttgart (Wiley–Teubner Series in Computer Science), 1987.